There are no result for your search query

ARM 7TDMI-S Core poster

ARM 7TDMI-S Core Full Processor Specifications

You are currently previewing ARM 7TDMI-S Core processor specifications. View all our processor list for other models.

Generel Characteristics

Designer

ARM

Type

7TDMI-S Core

Year Released

1997

Function

Application Processor

Architecture

Width of Machine Word

32 bit

Supported Instruction Set(s)

ARMv4T

Number of processor core(s)

1

Type of processor core(s)

ARM7TDMI

Buses

Memory Interface(s)

Yes

Data Bus Width

32 bit

Number of data bus channels

1 ch

Non-volatile Memory Interface

No

Clock Frequencies

Recommended Maximum Clock Frequency

N/A

Cache Memories

L1 Instruction Cache per Core

8 Kbyte I-Cache

Technology and Packaging

Semiconductor Technology

CMOS

Graphical Subsystem

Embedded GPU

N/A

Cellular Communication

Supported Cellular Data Links

No

Satellite Navigation

Supported GPS protocol(s)

No

Additional Information

Special Features

8KB unified cache, 26/32-bit addressing, MMU, LCD controller, UART, Advanced Microcontroller Bus Architecture (AMBA)

Disclaimer: DeviceBeast can not guarantee that the information on this page is 100% correct

Discussion

Start a new discussion for ARM 7TDMI-S Core specifications. Please be fair to others, for the full rules do refer to the Discussion Rules page.

x