Share This Processor

Philips PR31500 Full Processor Specifications

You are currently previewing Philips PR31500 processor specifications. View all our processor list for other models.

Generel Characteristics

Designer

Philips

Type

PR31500

Codename

Poseidon v1.0

Year Released

1996

Function

Application Processor

Architecture

Width of Machine Word

32 bit

Supported Instruction Set(s)

MIPS I, MIPS II

Number of processor core(s)

Type of processor core(s)

MIPS R3000A

Buses

Memory Interface(s)

Yes

Data Bus Width

32 bit

Number of data bus channels

1 ch

Non-volatile Memory Interface

DMA Channels

1 ch

Clock Frequencies

Internal Systembus Clock

37 MHz

Recommended Maximum Clock Frequency

N/A

Cache Memories

L1 Instruction Cache per Core

4 Kbyte I-Cache

L1 Data Cache per Core

1 Kbyte D-Cache

Technology and Packaging

Semiconductor Technology

CMOS

Number of Transistors Integrated

110000

Supply Voltage

3.3 V

Graphical Subsystem

Embedded GPU

N/A

Cellular Communication

Supported Cellular Data Links

Satellite Navigation

Supported GPS protocol(s)

Additional Information

Special Features

multi-channel DMA controller

Disclaimer: DeviceBeast can not guarantee that the information on this page is 100% correct

Previous Processor

Marvell PXA310

Next Processor

Philips PR31700

Discussion

Start a new discussion for Philips PR31500 specifications. Please be fair to others, for the full rules do refer to the Discussion Rules page.