There are no result for your search query

MagicEyes MMSP 2+ poster

MagicEyes MMSP 2+ Full Processor Specifications

You are currently previewing MagicEyes MMSP 2+ processor specifications. View all our processor list for other models.

Generel Characteristics

Designer

MagicEyes

Type

MMSP 2+

Year Released

2005

Function

Application Processor

Architecture

Width of Machine Word

32 bit

Supported Instruction Set(s)

ARMv5

Number of processor core(s)

1

Type of processor core(s)

ARM926EJ-S

Buses

Memory Interface(s)

Yes

Data Bus Width

32 bit

Number of data bus channels

1 ch

Non-volatile Memory Interface

Yes

Clock Frequencies

Recommended Maximum Clock Frequency

N/A

Cache Memories

L1 Instruction Cache per Core

16 Kbyte I-Cache

L1 Data Cache per Core

16 Kbyte D-Cache

Technology and Packaging

Semiconductor Technology

CMOS

Graphical Subsystem

Embedded GPU

N/A

Cellular Communication

Supported Cellular Data Links

No

Satellite Navigation

Supported GPS protocol(s)

No

Additional Information

Special Features

ARM946E coprocessor, embedded 2D/3D graphics accelerator

Disclaimer: DeviceBeast can not guarantee that the information on this page is 100% correct

Discussion

Start a new discussion for MagicEyes MMSP 2+ specifications. Please be fair to others, for the full rules do refer to the Discussion Rules page.

x